Conflict-Free Access to Multiple Single-Ported Register Files
نویسندگان
چکیده
The paper presents a novel static algorithm for mapping values to multiple register files. The algorithm is based on the edge-coloring of a bipartite graph. It allows the migration of values among the register files to keep the number of RAMs as small as possible. By comparison with the register file design used in the Cydra 5 mini-supercomputer, our approach substantially reduces the number of RAMs. This reduction actually grows with the issue rate. For a system with an issue rate of 6 instructions per cycle, the cost (gate count) of the register files are already cut by half. On a numerical workload, like the Livermore Loops, both designs achieve roughly the same performance.
منابع مشابه
Connict-free Access to Multiple Single-ported Register Files
The paper presents a novel static algorithm for mapping values to multiple register les. The algorithm is based on the edge-coloring of a bipartite graph. It allows the migration of values among the register les to keep the number of RAMs as small as possible. By comparison with the register le design used in the Cydra 5 mini-supercomputer, our approach substantially reduces the number of RAMs....
متن کاملEnergy Efficient Asymmetrically Ported Register Files
Power consumption in the register file (RF) forms a considerable fraction of the total power consumption in a chip. With increasing instruction window sizes and issue widths, RF power consumption will suffer a significantly large growth. Using the fact that many of the register values are small and require only a small number of bits for representation, we propose a novel asymmetrically ported ...
متن کاملCLUSTERED MULTI-PORTED REGISTER FILE WITH BUILT-IN-SELF- TEST CIRCUTRIES IN 90nm CMOS TECHNOLOGY
Requirement on number of register file (RF) ports in parallel processors poses a stringent challenge on RF design. Access time, power consumption and silicon area of the RF are strongly related to the micro-architecture and the number of access ports. A clustered register file with global registers is presented in this paper. Circuit techniques and scheduling sequences are also presented to enh...
متن کاملBanked Multiported Register File for Superscalar Microprocessors
Introduction: Multiported register files and bypass networks lie at the heart of a superscalar microprocessor core, providing buffered communication of register values between producer and consumer instructions. As issue widths increase, both the number of ports and the number of registers required increase, causing the area of a conventional multiported register file to grow more than quadrati...
متن کاملPartitioned Register File Designs for Clustered Architectures
The clustered architecture, where the conventional monolithic register file is partitioned into several smaller register files, is one of the candidates for the future high performance processor architectures. The aggressive partitioning can reduce the access time of the register file. On the other hand, the partitioning makes losses of instructions per clock cycle due to communication among re...
متن کامل